Helping design and engineering professionals discover, evaluate and specify technologies and processes that shorten the design cycle and enable success.
Cut Retrieval-Augmented Generation (RAG) Hallucinations by 50%
Most teams hit the same wall with enterprise AI: LLMs that hallucinate, pipelines that don’t scale, and infrastructure that’s harder to design than the models themselves.
What Is Intelligent BOM Management? A Guide to Smarter Product Development
Learn how intelligent Bill of Materials (BOM) management helps teams collaborate, reduce errors, and bring innovative products to market faster with cloud-based PLM tools.
SimpleTech, Inc. (Santa Ana, CA), a developer of memory and storage products for OEMs and end users, has announced a joint effort betweenit and AMD (Sunnyvale, CA) to define registers and modules for a DDR3SDRAM RDIMMs (registered dual-inline memory modules). DDR3 RDIMMmodules are viewed as the natural successor to today's DDR2-basedsolutions. DDR3 RDIMMs are designed to deliver the better performanceand energy efficiency required for future commercial servers andworkstations. Densities are designed to range from 512MB to 32GB.
SimpleTech's and AMD's development work is being conducted withinJEDEC, a coalition of approximately 270 companies focused on thecreation of open standards for the solid-state technology industry.JEDEC is the semiconductor engineering standardization body of theElectronic Industries Alliance (EIA).
"AMD's collaboration on the development of the DDR3 RDIMM architectureand design was essential to a successful solution," said Bill Gervasi,vice president of DRAM technology at SimpleTech in a statement releasedto the press. "AMD's input during the definition phase andparticipation in developing the RDIMM and defining the SPD ]SerialPresence Detect] configuration EEPROM drove progress forward," addedGervasi.
The two companies had specific roles in defining the overall solution.AMD defined the timing of the interface and termination characteristicswhile SimpleTech defined the register component to support standardheight as well as VLP (very low profile) and ATCA (advanced telecommcomputing architecture) applications. In this new design, register andPLL (phase-locked loop) functions are integrated into a single deviceto reduce overall system power consumption. SimpleTech also initiatedthe inside-out dual fly-by signaling approach used for all DDR3 RDIMMlayouts.
Validation is under way. Testing is expected to begin in 2007 and fullproduction is planned by 2008. For more information, you can access a PDF on DDR3 RDIMMs by clicking here.
Sources: Press materials received from the company and additional information gleaned from the company's website.
DE's editors contribute news and new product announcements to Digital Engineering. Press releases may be sent to them via [email protected].
Follow DE
Join over 90,000 engineering professionals who get fresh engineering news as soon as it is published.
About Us · Contact Us · Editorial Team · Advertising · Privacy Policy · Subscriber Services · © 2026 Digital Engineering 24/7 · Peerless Media